Renesas Electronics /R7FA6T2BD /ADC_B /ADCLKCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADCLKCR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (00)CLKSEL 0 (000)DIVR

CLKSEL=00, DIVR=000

Description

A/D Conversion Clock Control Register

Fields

CLKSEL

ADCLK Clock Source Select

0 (00): Peripheral Module Clock C (PCLKC)

1 (01): Setting prohibited

1 (01): GPT clock (GPTCLK)

2 (10): Peripheral Module Clock A (PCLKA)

DIVR

Clock Division Ratio Select

0 (000): 1/1

1 (001): 1/2

2 (010): 1/3

3 (011): 1/4

4 (100): 1/5

5 (101): 1/6

6 (110): 1/7

7 (111): 1/8

Links

() ()